


Protecting proprietary data in an open environment



Tim Edwards



June 13, 2019

FOSSi foundation WOSH 2019 Zürich



Protecting proprietary data in an open environment

The efabless model:

- Community-based engineering design
- Open Source tools, free to use on the platform
- Design IP in a “Marketplace” catalog, try for free
 - IP blocks may be open or closed, free or for purchase/fee for use
- Custom PDKs installed and available on the platform
- No signing NDAs with foundries
- Fast, easy experimentation of ideas without up-front costs
- Full access to enough data and tools to get designs done

Pros and cons

- + Foundries are happy not to sign many NDAs with low ROI
- + Foundries are happy not to support many inexperienced users
- Foundries do not like exposing proprietary data
- Foundries do not like to give away IP for free

Protecting proprietary data is an issue both for foundry data and for user (including 3rd-party IP) data. Non-open-source IP should be protected without compromising user access to open-source IP.

What may foundries be willing to expose?

- Behavioral verilog models
- Abstract views of layout (LEF)
- BEOL (metal stack) DRC rules
- Obfuscated primitive devices and layout

⋮ (gray area)

- Device electrical parameters
- Complete DRC rules
- SPICE models of primitive devices
- Mask-level views of layout (GDS)

↑
more
likely

↓
less
likely

- Behavioral verilog models
- Abstract views of layout (LEF)
- BEOL (metal stack) DRC rules
- Obfuscated primitive devices and layout

Build the design environment around these.



⋮

(gray area)

Negotiate



- Device electrical parameters
- Complete DRC rules
- SPICE models of primitive devices
- Mask-level views of layout (GDS)

Protect as requested by the foundry



Behavioral verilog models

real-valued verilog (simple) vs. verilog-A/AMS (often proprietary)

```
real period, lastedge, refpd;

// Toggle clock at rate determined
// by period
always @(CLK or EN_VCO) begin
    if (EN_VCO == 1'b1) begin
        #(period / 2.0);
    end else if (EN_VCO == 1'b0) begin
        CLK <= 1'b0;
    end else begin
        CLK <= 1'bx;
    end
end
end
```

```
// Update period on every reference
// rising edge
always @(posedge REF) begin
    if (lastedge > 0.0) begin
        refpd = $realtime - lastedge;
        // Adjust period towards 1/8
        // the reference period
        period = (0.99 * period) +
            (0.01 * (refpd / 8.0));
    end
    lastedge = $realtime;
end
```

examples here: <https://github.com/efabless/picorv32-soc-raven>

Managing foundry-proprietary data in layout:

Techfiles made with "privileged" and "non-privileged" versions.

"Non-privileged" versions:


- Cannot generate GDS (no GDS output rules)
- Cannot read GDS (no GDS input rules)
- Cannot run DRC on diffusion / poly / implant layers
- Can enforce no-overlap or exact-overlap rules for layers

All versions can view all defined layers

Users discouraged from drawing layers with no viewable DRC rules by edit locking.




user editable
layers



all defined layers

Obfuscated primitive devices and layout




No DRC rules for diffusion and polysilicon: DRC-by-design enforced by required guard ring and no-overlap rules.


Contacts do not show cut layers so cut size, spacing, and overlap are not represented. Cuts generated by algorithm when writing GDS output.

No implant layers shown. All implant layers are automatically generated on output.

GDS output only generated from scripts running at a privileged user level and able to access the full techfile.



BEOL (metal stack) DRC rules



Real DRC:

width and spacing rules
for all metal layers.


Obfuscated DRC:

contacts represented like
"via generate" rules in LEF.


contact surround and extend
rules are not directly encoded.

Enforce use of cell abstract views in layout.

- Less detail (like standard cell abstract views—BEOL layers only). Bounding boxes show how to abut cells.
- Often need to add "keep-out" area layers to prevent generation of DRC errors that cannot be seen by the user.
- Not a traditional method, as evidenced by (vendor data) abstract layouts that violate DRC rules
- No consistent definition of obstruction layers across vendors.
- Convert LEF data to "maglef" cells to enforce consistency and remove apparent DRC violations



Abstract views of IP layout (LEF)



SRAM IP block, Magic layout derived from LEF.

Same methods as used for primitive devices.

Entire chips are mainly just collections of abstract blocks routed together.

"maglef" view contains pointer to GDS file with start, end byte positions.

GDS write (privileged) manages the GDS data to ensure unique cell names, including all subcell data, etc.

Libraries of IP contain user-readable "maglef" views and read-protected GDS.



Protecting proprietary data in an open environment

Design parameters through simulation

The screenshot displays the 'Open Galaxy Characterization' interface. At the top, it shows the user 'R. Timothy Edwards' and the project IP name 'LAB01 XFAB XH035'. Below this is a table of parameters with columns for Parameter, Method, Min, Typ, Max, Status, and Simula. The 'Sinking Current' parameter is highlighted in green, indicating a 'pass' status. To the right, a graph titled 'ISINK vs. VDDA plot' shows Sink Current (µA) on the y-axis (0 to 12) versus Voltage on the x-axis (0.5 to 3.5). Three curves are shown: RESULT (µA) CORNER=wp (blue), RESULT (µA) CORNER=tm (green), and RESULT (µA) CORNER=ws (red). The graph shows a sharp increase in current around 1.0V, leveling off at approximately 11.62 µA. Below the graph, a 'Close' button is visible.

| Parameter | Method | Min | Typ | Max | Status | Simula | | | |
|-----------------------------|----------------------|-----------------|-------------|-------------|---------------|--------|----------|---------------|--|
| Bias (standby) Power | power_dissipation | (no limit) | (no target) | 16.5 µW | (not checked) | Simu | | | |
| Bias (standby) Current | current_standby | (no limit) | (no target) | 5 µA | (not checked) | Simu | | | |
| Sinking Current | current_sinking | 8 µA | 8.982 µA | 10 µA | 10.25 µA | 12 µA | 11.62 µA | pass | |
| Sourcing Current | current_sourcing | 8 µA | | 10 µA | | 12 µA | | (not checked) | |
| Minimum Sinking Voltage | voltage_min_sinking | (no limit) | | (no target) | | 1 V | | (not checked) | |
| Minimum Sourcing Voltage | voltage_min_sourcing | (no limit) | | (no target) | | 1 V | | (not checked) | |
| ISINK sensitivity to VDDA | sensitivity_isink | (no limit) | | (no target) | | 0.01 | | (not checked) | |
| ISOURCE sensitivity to VDDA | sensitivity_isource | (no limit) | | (no target) | | 0.01 | | (not checked) | |
| ISINK sensitivity plot | plot_sens_sink | sens_sink.png | | | (not checked) | | | | |
| ISOURCE sensitivity plot | plot_sens_source | sens_source.png | | | (not checked) | | | | |
| ISOURCE vs. VDDA plot | plot_vmin_source | vmin_source.png | | | (not checked) | | | | |
| ISINK vs. VDDA plot | plot_vmin_sink | vmin_sink.png | | | done | | | | |

```
ying gmin = 1.0000E-05 Note: One successful gmin step
Trying gmin = 1.0000E-06 Warning: Further gmin increment
Trying gmin = 5.6234E-06 Note: One successful gmin step
Trying gmin = 2.3714E-06 Note: One successful gmin step
Trying gmin = 6.4938E-07 Note: One successful gmin step
Trying gmin = 9.3057E-08 Note
```

CACE automatic characterization tool on efabless Open Galaxy design platform

Privileged-mode execution of SPICE simulation

Summary: **sudo** ngspice with elevated **group** privilege.

- Only one group can read foundry SPICE models.
- **ngspice** is a wrapper script that launches "**exec with-group ngspice-inner arguments**"
- Script **with-group** runs "**sudo -l -n -g group asgroup group ngspice-inner arguments**"
- Script **asgroup** limits the applications that can be run (authorization check).
- If authorized (ngspice-inner is authorized), run "**exec ngspice-inner arguments**"
- **ngspice-inner** is a script that sets **LD_PRELOAD=sudo_noexec.so** and runs ngspice
- sudo_noexec.so has dummy versions of **execv()** and similar
- See **sudoers** documentation for details.
- Custom version of **ngspice** disables commands to view internal parameters

Specifically: **show, showmod**

Clearly this is not trivial.

Uploads and Downloads

- Uploading is less controversial, mainly limited to prevent abuse of the system.
- Currently uploads only allowed in CloudV, considering extension to Open Galaxy.
- Uploads limited to one tarball to be used to seed a new project.
- Downloads prohibited
- Prohibiting uploads and downloads *discourages designers from using the system.*
- Need more flexible use of uploads and downloads using content filtering

e.g., if it's a verilog file, run it through a parser. If it passes, it's allowed.

Prevents abuse of the system without limiting users from accessing their own data.

Certain file types can be prohibited to avoid wholesale download of vendor data, even if it is not strictly proprietary.



Protecting proprietary data in an open environment

User-readable and read-protected IP data

efabless "open galaxy" file system

foundry data

distributed across all virtual servers

/ef/tech/

foundry/

pdk-name/

.ef-config/

libs.ref/

libs.tech/

libs.ref/

lef/

library-name/

liberty/

gray area

maglef/

spi/

proprietary

verilog/

gray area

gds/

proprietary

doc/

techLEF/

libs.tech/

elec/

magic/

pdk-name.tech

pdk-name-F.tech

proprietary

models/

proprietary

netgen/

qflow/



Protecting proprietary data in an open environment

User-readable and read-protected IP data

efabless "open galaxy" file system user data

/home/userid/design/

project/

user data, always readable

ip/

marketplace data pulled by the user

ip-name/version/

gds/

foundry-proprietary data

spi/

user-readable if open source (contains component list)

spi-rcx/

foundry-proprietary data (extracted)

spi-stub/

user-readable (port list only)

maglef/

user-readable (abstract/obfuscated view)

verilog/

user-readable if open source or behavioral



Protecting proprietary data in an open environment

Auto-PDKS

Installed PDKs

Foundry Data

Libraries

- Digital Standard Cells
- Primitive Devices
- I/O Cells
- Analog IP
- Memory IP

Standard Formats

- Liberty
- LEF
- GDS**
- CDL/SPICE**
- Verilog
- Documentation


Custom Data

Makefile

FEOL/BEOL Options


Templates

- Magic techfile (.tech)
- Magic PDK (.tcl)
- Magic startup script (.magicrc)
- Netgen setup file (.tcl)
- Qflow setup file (.sh)
- Graywolf setup file (.par)



Protecting proprietary data in an open environment

IP catalog prep



Conclusions

Open Hardware can coexist with protected foundry IP

Protected foundry IP can coexist with an open design platform

Always better/easier if the foundry is more open and friendly

Foundries seem to be coming around to the idea that open IP is beneficial to them, and it is better to share data than to hide it.